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(57) ABSTRACT 
A precise digital fractional interval timer for software defined 
radios which vary their waveform on a packet-by-packet 
basis. The timer allows for variable length in the preamble of 
the RF packet and allows to adjust boundaries of the TDMA 
(Time Division Multiple Access) Slots of the receiver of an 
SDR based on the reception of the RF packet of interest. 
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PRECISE INTERVAL TIMER FOR 
SOFTWARE DEFINED RADIO 
REFERENCE TO RELATED APPLICATIONS 
This patent application claims the benefit of U.S. Provi-
sional Application No. 61/572,033 filed on Jul. 11, 2011, the 
disclosure of which is incorporated herein by reference in its 
entirety. 
GOVERNMENT LICENSE RIGHTS 
This invention was made with government support under 
contract# NNX09CB44C awarded by NASA. The govern-
ment has certain rights in the invention. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates generally to radio communications, 
and relates more particularly to software defined radios, and 
more specifically to an interval timer for software defined 
radios which vary their waveform on a packet-by-packet 
basis. 
2. Description of Related Art 
The functions of the majority of the conventional radios 
available in the marketplace today are hardware dependent. 
Often times these radios cannot be reconfigured, adjusted, or 
fine-tuned. 
The constraint being that once such a radio is delivered to 
the end-user, the radio's functionality has already been locked 
in and predetermined. Once a hardware based radio system 
such as this is deployed, it can be very difficult to enhance, 
modify, or upgrade the technology. 
Hence, software defined radios address the need for flex-
ibility. Additionally, some of the software defined radios have 
capability to operate in the Networks based on Time Division 
Multiple Access (TDMA) protocols. Moreover, some of 
TDMA Networks require the RE packets structure to vary on 
a packet-by-packet basis. 
Such variations include, but are not limited to, the modu-
lation types used within each RE packet and data rates of each 
packet. 
The TDMA system, usually, consists of a Master radio and 
the Remote units. The Remote units are expected to synchro-
nize their TDMA Slot boundaries to the Master's timing. 
With waveform variations from packet-to-packet, Slot 
boundary adjustments become computationally expensive 
task that requires precise interval timer apparatus. 
The proposed invention allows for a simple solution to the 
problem of generating precise time intervals for SDR (Soft-
ware Defined Radios) operating in TDMA system(s) if the 
system's Slots vary in duration and the RE packets structure 
changes on packet-by-packet basis. 
SUMMARY OF THE INVENTION 
The present invention is aimed to improve the re-config-
urability/flexibility characteristics of a software defined 
radio. 
The object of the present invention is aimed to improve the 
ability of the SDR to maintain proper Slot timing in cases 
when the fixed clockratio timer is not usable and/or when the 
TDMA Slots durations vary from slot to slot. 
The proposed invention also allows for precise slot bound-
ary adjustments of SDRs within a TDMA system that varies 
its waveforms on a packet-by-packet basis. 
The more important features of the invention have thus 
been outlined in order that the more detailed description that 
follows may be better understood and in order that the present 
contribution to the art may better be appreciated. Additional 
5 features of the invention will be described hereinafter and will 
form the subject matter of the claims that follow. 
Before explaining at least one embodiment of the invention 
in detail, it is to be understood that the invention is not limited 
in its application to the details of construction and the 
10 arrangements of the components set forth in the following 
description or illustrated in the drawings. The invention is 
capable of other embodiments and of being practiced and 
carried out in various ways. Also, it is to be understood that 
the phraseology and terminology employed herein are for the 
15 purpose of description and should not be regarded as limiting. 
As such, those skilled in the art will appreciate that the 
conception, upon which this disclosure is based, may readily 
be utilized as a basis for the designing of other structures, 
methods and systems for carrying out the several purposes of 
20 the present invention. It is important, therefore, that the 
claims be regarded as including such equivalent constructions 
insofar as they do not depart from the spirit and scope of the 
present invention. 
The foregoing has outlined, rather broadly, the preferred 
25 feature of the present invention so that those skilled in the art 
may better understand the detailed description of the inven-
tion that follows. Additional features of the invention will be 
described hereinafter that form the subject of the claims of the 
invention. 
30 
BRIEF DESCRIPTION OF THE DRAWINGS 
Other aspects, features, and advantages of the present 
invention will become more fully apparent from the following 
35 detailed description, the appended claim, and the accompa-
nying drawings in which similar elements are given similar 
reference numerals. 
FIG.1 is a block diagram showing interconnection of SDR 
incorporating the proposed interval timer according to the 
40 embodiment of the invention. 
FIG. 2 is a block diagram of the proposed interval timer 
according to the embodiment of the invention. 
FIG. 3 is a timing diagram explaining the functionality of 
fractional frequency interval timer according to the embodi-
45 ment of the invention. 
FIG. 4 is a timing diagram explaining the functionality of 
the proposed timer with respect to remembering when the RE 
preamble was detected and precisely adjusting the TDMA 
Slot boundaries in accordance with the expected duration of 
50 the RE preamble. 
For simplicity and clarity of illustration, the drawing fig-
ures illustrate the general manner of construction, and 
descriptions. Details of well-known features and techniques 
may be omitted to in order to avoid making drawing overly 
55 complex. 
The same reference numerals in different figures denote the 
same elements. 
The terms "first", "second", "third", and the like in descrip- 
tion and in the claims, if any, are used for describing a par- 
60 ticular sequential or chronological order. It is understood that 
the terms so used are interchangeable under appropriate cir- 
cumstances such that the embodiments of the invention 
described herein are, for example, capable of operation in 
sequences other than those illustrated or otherwise described 
65 herein. Furthermore, the terms "comprise", "include", 
"have", and any variations thereof, are intended to cover a 
nonexclusive inclusion, such that a process, method, article, 
US 8,923,269 B2 
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4 
or apparatus that comprises a list of elements is not necessar- 	 appears to be valid (such as it passed data integrity test, etc.) 
ily limited to those elements, but may include other elements 	 verified by apparatus 60, the SDR will generate a pulse on a 
not expressly listed or inherent to such process, method, 	 GenerateOffset line 210. 
article, or apparatus. 	 This allows OffsetCounter 212 to signal the pulse counters 
5 206 and 204 to reset their current values to values presented 
DESCRIPTION OF THE PREFERRED 	 on the PreloadUalue bus 211. Such load sets the MasterTimer 
EMBODIMENT 
	
206 and the S1aveTimer 204 to generate next pulse on the 
IntervalPulse line 207 to be aligned with TDMA Slot bound- 
Hereinafter embodiments of the invention will be 	 aries that are used by an SDR whose RE packet was received. 
described in reference to the drawings. 	 10 	 FIG. 3 is a timing diagram explaining the functionality of 
Referring to FIG. 1, there is disclosed a high-level block 
	
fractional frequency interval timer according to the embodi- 
diagram of a standalone complete miniature multiservice 	 ment of the invention. As shown in FIG. 3, the MasterTimer 
reconfigurable software defined radio (SDR)1. It is assumed 	 302 skips some of the clock 300 cycles depending on the 
that such SDR would participate in a TDMA Network and 
	
Period2 value loaded into the S1aveTimer 301. In this 
needs to adjust its timing according to the timing used by the 15 example, the Period2 value is five, at every fifth cycle such as 
TDMA Master. It is also assumed that the TDMA Network 
	
303, 304, 305, it prevents the MasterTimer 302 from incre- 
varies the waveform used by the RE packets from Slot to Slot. 	 menting its count, thus the MasterTimer 302 skips a cycle 
The proposed software defined radio (SDR) 1 incorporat- 	 such as 306, 307, and 308 for every five cycles of the clock 
ing the proposed interval timer 20 of the present invention 	 300 cycles. 
comprises the proposed interval timer 20 responsible for gen-  20 	 FIG. 4 is a timing diagram explaining the functionality of 
erating accurate time slot intervals used by the SDR to track 	 the proposed timer with respect to remembering when the RE 
TDMA Slot boundaries. As shown in FIG. 1, the SDR 1 	 preamble was detected and precisely adjusting TDMA Slot 
further comprises an apparatus 30 responsible for demodula- 	 boundaries in accordance with expected duration of the RE 
tion of the received RE signal; an apparatus 40 responsible for 	 preamble. 
detecting RE preamble within the demodulated received RE 25 While there have been shown and described and pointed 
signal; an apparatus 50 responsible for decoding the RE pack- 	 out the fundamental novel features of the invention as applied 
et's payload; and an apparatus 60 responsible for verification 	 to the preferred embodiments, it will be understood that the 
of the RE packet's said payload, as well as a plurality of 
	
foregoing is considered as illustrative only of the principles of 
reconfigurable processing units 10. 	 the invention and not intended to be exhaustive or to limit the 
Referring to FIG. 2 there is disclosed a proposed interval 30 invention to the precise forms disclosed. Obvious modifica- 
timer 20 according to an embodiment of the present inven- 	 tions or variations are possible in light of the above teachings. 
tion. The proposed timer allows the SDR to generate pulses 	 The embodiments discussed were chosen and described to 
on an IntervalPulse line 207 at the frequency that is equal to 	 provide the best illustration of the principles of the invention 
the frequency of the clock divided by a fractional divider. To 	 and its practical application to enable one of ordinary skill in 
accomplish this, a two-timer master-slave arrangement is 35 the art to utilize the invention in various embodiments and 
used. The interval timer 20 comprises a master timer 206 and 	 with various modifications as are suited to the particular use 
a slave timer 204. The master timer (MasterTimer) 206 is a 	 contemplated. All such modifications and variations are 
pulse counter programmed with Periodl 202. The slave timer 	 within the scope of the invention as determined by the 
(S1aveTimer) 204 is a pulse counter programmed with the 	 appended claims when interpreted in accordance with the 
value of Period2 203. 	 4o breadth to which they are entitled. 
Every time S1aveTimer 204 counts up to the value of 
	
What is claimed is: 
Period2 programmed into it, it de-asserts the C1ockEnable 	 1. A precise interval timer for software defined radios 
line 205 controlling the MasterTimer 206. More specifically, 	 (SDRs) which vary their waveform on a packet-by-packet 
every time S1aveTimer 204 counts up to the value of Period2, 	 basis comprising: 
the C1ockEnable line 205 on its output goes negative prevent-  45 	 a MasterTimer which is a pulse counter programmed with 
ing the MasterTimer 206 from incrementing its count during 	 Periodl, the MasterTimer being controlled by a Clock- 
the corresponding clock pulse. 	 Enable line; 
Hence, the MasterTimer 206 skips some of the clock 201 	 a S1aveTimer which is a pulse counter programmed with 
cycles depending on the Period2 value loaded into the 	 Period2, the S1aveTimer controlling the MasterTimer by 
S1aveTimer 204. 	 50 	 the C1ockEnable line; 
Such pulse skipping allows to achieve a fractional fre- 	 an OffsetCounter which is used to offset counters of the 
quency of pulses generated on the IntervalPulse line 207. 	 MasterTimer and the S1aveTimer; 
Additionally, loading the S1aveTimer 204 and the Master- 	 an IntervalPulse line which is coupled to the MasterTimer; 
Timer 206 with different Periodl and Period2 values before 	 a GlobalReset line which is coupled to the MasterTimer, 
the beginning of each TDMA Slot allows to vary the SDR's 55 	 the SlaveTimer, and the OffsetCounter and which is used 
time interval values from Slot to Slot. 	 to reset all said counters; 
The proposed interval timer 20 further comprises an Off- 	 an Offset, an OffsetLoad, and a GenerateOffset which are 
setCounter 212 which is used to shift in time pulses generated 
	
inputs of the OffsetCounter, the OffsetCounter being 
by the MasterTimer 206 on the IntervalPulse line 207. 	 programmed with the Offset value when the OffsetLoad 
When the apparatus 40 of the SDR detects an RE preamble 60 	 is asserted; and 
coming from a TDMA Master, the SDR then generates a 	 a PreloadCounters and a PreloadUalue which are outputs of 
pulse on the OffsetLoad line 209. This pulse loads an Offset 	 the OffsetCounter and which are connected to the Mas- 
value 208 into the OffsetCounter 212. In turn, the Offset- 	 terTimer and to the S1aveTimer. 
Counter 212 propagates the Offset value 208 to a Preload- 	 2. The precise interval timer for SDRs of claim 1 wherein 
Value bus 211. 	 65 every time when the S1aveTimer counts up to the value of 
After the RE preamble is detected, the SDR 1 begins 	 Period2 programmed into it, the S1aveTimer de-asserts the 
receiving the rest of RE packet. If the content of the RE packet 	 C1ockEnable line controlling the MasterTimer which in turn 
US 8,923,269 B2 
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skips some cycles of a clock depending on the Period2 value 
loaded into the S1aveTimer, whereby the Master Timer gen-
erates pulses on the IntervalPulse line at frequency fractional 
to the frequency of the clock. 
3. The precise interval timer for SDRs of claim 1 wherein 
when the SDR detects a radio frequency (RE) packet, the 
OffsetCounter signals the MasterTimer and the S1aveTimer to 
reset their current value so the next pulse on the IntervalPulse 
line is generated precisely at the same time as the correspond-
ing pulse that is used by a radio that sent the RE packet. 
4. The precise interval timer for SDRs of claim 1 allows for 
varying the SDR's interval values from slot to slot. 
5. The interval timer for SDRs of claim 1 allowing for 
adjusting boundaries of their Time Division Multiple Access 
(TDMA) slots based on reception of an RE packet of interest. 
6. The interval timer for SDRs of claim 1 generating pre-
cise time intervals for SDRs operating in TDMA systems of 
which slots vary in duration and an RE packets structure 
changes on packet-by-packet basis. 
7. The interval timer for SDRs of claim 1 allowing the SDR 
to generate interval pulses at a frequency that is equal to a 
frequency of a clock divided by a fractional divider. 
8. The interval timer for SDRs of claim 1 allowing the SDR 
to adjust TDMA slot boundaries internally generated by the 
SDR to match slot boundaries of a radio transceiver whose RE 
packet was decoded. 
9. A software defined radio (SDR), comprising: 
• plurality of reconfigurable processing units; 
• clock; 
an interval timer responsible for generating accurate time 
slot intervals used by the SDR to track TDMA Slot 
boundaries, the interval timer being coupled to the 
reconfigurable processing units; 
an apparatus responsible for demodulation of a received 
RE packet (Demodulator), the Demodulator being 
coupled to the interval timer; 
an apparatus responsible for detecting a preamble and a 
payload within the received RE packet (Detector), the 
Detector being coupled to the Demodulator and to the 
interval timer; 
6 
an apparatus responsible for decoding the received RE 
packet's payload (Decoder), the Decoder being coupled 
to the Demodulator and to the Detector; and 
an apparatus responsible for verification of the received RE 
5 packet's payload, said apparatus responsible for verifi-
cation being coupled to the Demodulator. 
10. The SDR of claim 9 wherein said interval timer gener-
ates time Intervals at frequency fractional to the frequency of 
a clock in the SDR. 
10 	 11. The SDR of claim 9 wherein said interval timer gener- 
ates time intervals at duration that vary from one TDMA slot 
to the next. 
12. The SDR of claim 9 wherein said interval timer has an 
apparatus allowing it to memorize a time instance when RE 
15 preamble was detected. 
13. The SDR of claim 9 wherein said interval timer has an 
apparatus allowing it to adjust TDMA slot boundaries inter-
nally generated by the SDR to match TDMA slot boundaries 
of a radio transceiver whose RE packet was decoded. 
20 14. The SDR of claim 9 wherein the interval timer has two 
pulse counters, one being a MasterTimer and the other being 
a S1aveTimer, every time when the S1aveTimer counts up to a 
value of Period2 programmed into it, the S1aveTimer de-
asserts a C1ockEnable line controlling the MasterTimer 
25 which in turn skips some cycles of the clock depending on the 
Period2 value loaded into the S1aveTimer, whereby the Mas-
terTimer generates time intervals at frequency fractional to 
the frequency of the clock. 
15. The SDR of claim 14 wherein the interval timer further 
3o has an OffsetCounter wherein when the apparatus for detect-
ing RE preamble detects preamble within a demodulated RE 
packet and an apparatus for verification of the RE packet's 
payload verifies the RE packet is valid, the OffsetCounter 
signals the pulse counters within the interval timer to reset 
35 their current value so the next pulse on an IntervalPulse line is 
generated precisely at the same time as TDMA slot bound-
aries that are used by a radio transceiver whose RE packet was 
decoded. 
